projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c50378e) | patch
clk: renesas: r8a7743: Add rwdt clock
authorFabrizio Castro <fabrizio.castro@bp.renesas.com>
Mon, 12 Feb 2018 17:44:24 +0000 (17:44 +0000)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 20 Feb 2018 12:34:36 +0000 (13:34 +0100)
commit039738bf986a516a01e96a4874c172dfe7e66892
tree825636f9bca7ee94541fb7fbb27f92244e9dfbb0tree | snapshot
parentc50378efa9aa16acfe16d7313d29a874c2c86e5ecommit | diff
clk: renesas: r8a7743: Add rwdt clock

Add "rwdt" clock to r8a7743_mod_clks. Also, since we may need to access
the watchdog registers at any time, declare the clock as critical.

Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Signed-off-by: Ramesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7743-cpg-mssr.c diff | blob | history
John Crispins staging tree