MIPS: mark GIC clockevent device with CLOCK_EVT_FEAT_C3STOP
authorPaul Burton <paul.burton@imgtec.com>
Fri, 14 Feb 2014 09:21:30 +0000 (09:21 +0000)
committerPaul Burton <paul.burton@imgtec.com>
Fri, 2 May 2014 15:39:10 +0000 (16:39 +0100)
commit0467811e9bdb22c7a1595db4c230efd99265e3c7
treed9546ca9126c6bf78895843bbaf787a576d3c3e8
parent74e91335190c628b870c69cff8360d23707b1f53
MIPS: mark GIC clockevent device with CLOCK_EVT_FEAT_C3STOP

Although the GIC counter will continue when a core is in a low power
state and it will still trigger interrupts, the core will be incapable
of servicing those interrupts rendering them useless.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
arch/mips/kernel/cevt-gic.c