projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8972794) | patch
clk: socfpga: stratix10: add clock driver for Stratix10 platform
authorDinh Nguyen <dinguyen@kernel.org>
Wed, 21 Mar 2018 14:20:12 +0000 (09:20 -0500)
committerStephen Boyd <sboyd@kernel.org>
Fri, 6 Apr 2018 17:12:35 +0000 (10:12 -0700)
commit07afb8db7340f9b6051a26c5c28f2ce74148f6b5
tree0832c3b259b1427d079c8c574a99f266dd63b8b0tree | snapshot
parent89727949ea1e5f8ec481cba4d5c71c32d8bff3bccommit | diff
clk: socfpga: stratix10: add clock driver for Stratix10 platform

Add a clock driver for the Stratix10 SoC. The driver is similar to the
Cyclone5/Arria10 platforms, with the exception that this driver only uses
one single clock binding.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
drivers/clk/Makefile diff | blob | history
drivers/clk/socfpga/Makefile diff | blob | history
drivers/clk/socfpga/clk-gate-s10.c [new file with mode: 0644] blob
drivers/clk/socfpga/clk-periph-s10.c [new file with mode: 0644] blob
drivers/clk/socfpga/clk-pll-s10.c [new file with mode: 0644] blob
drivers/clk/socfpga/clk-s10.c [new file with mode: 0644] blob
drivers/clk/socfpga/clk.h diff | blob | history
drivers/clk/socfpga/stratix10-clk.h [new file with mode: 0644] blob
John Crispins staging tree