projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6cc070b) | patch
net/mlx5: Add core dump register access HW bits
authorMoshe Shemesh <moshe@mellanox.com>
Wed, 29 May 2019 22:50:24 +0000 (22:50 +0000)
committerSaeed Mahameed <saeedm@mellanox.com>
Fri, 31 May 2019 19:28:14 +0000 (12:28 -0700)
commit0b9055a112fd86c07b9d4857b61019485ec6526f
treec064b7b2ed9f196288be7cc0f69c53fef0587131tree | snapshot
parent6cc070bdf07c8f6d5955d43da0560c9e5fd203b1commit | diff
net/mlx5: Add core dump register access HW bits

Add Firmware core dump registers and HW definitions.

Signed-off-by: Moshe Shemesh <moshe@mellanox.com>
Signed-off-by: Eran Ben Elisha <eranbe@mellanox.com>
Signed-off-by: Saeed Mahameed <saeedm@mellanox.com>
include/linux/mlx5/driver.h diff | blob | history
include/linux/mlx5/mlx5_ifc.h diff | blob | history
John Crispins staging tree