projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 36ad5ae) | patch
ARM: zynq: PM: Enable DDR clock stop
authorSoren Brinkmann <soren.brinkmann@xilinx.com>
Tue, 2 Sep 2014 21:19:09 +0000 (14:19 -0700)
committerMichal Simek <michal.simek@xilinx.com>
Tue, 16 Sep 2014 10:55:07 +0000 (12:55 +0200)
commit0beb2bd36f6216f455363f47f8ba32fdf26667fb
treefb371f2b3d8c5e23b81cd714d697042227c3dc6btree | snapshot
parent36ad5ae6dea7ae6abbb7bdf25078e7d1dabcecadcommit | diff
ARM: zynq: PM: Enable DDR clock stop

The DDR controller can detect idle periods and leverage low power
features clock stop. When new requests occur, the DDRC resumes
normal operation.

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
arch/arm/mach-zynq/Makefile diff | blob | history
arch/arm/mach-zynq/common.c diff | blob | history
arch/arm/mach-zynq/common.h diff | blob | history
arch/arm/mach-zynq/pm.c [new file with mode: 0644] blob
John Crispins staging tree