projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b29d7c5) | patch
ASoC: Intel: Merge wild cat point ADSP DRAM regions
authorJie Yang <yang.jie@intel.com>
Mon, 14 Jul 2014 09:11:09 +0000 (17:11 +0800)
committerMark Brown <broonie@linaro.org>
Mon, 14 Jul 2014 18:12:09 +0000 (19:12 +0100)
commit15446c0b8dc79f5dfabfb689879609023713f421
tree1b44ca0328304f6d86e5524f21ca0c288509a92dtree | snapshot
parentb29d7c5f7126d3c0b9984fcfd74ea82ec4fb3510commit | diff
ASoC: Intel: Merge wild cat point ADSP DRAM regions

Merge D-SRAM0 D-SRAM1 D-SRAM2 to D-SRAM, for wild cat point ADSP mem regions.

Signed-off-by: Jie Yang <yang.jie@intel.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
sound/soc/intel/sst-haswell-dsp.c diff | blob | history
John Crispins staging tree