projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8e1ce83) | patch
clk: exynos4: Add missing CMU_TOP and ISP clocks
authorAndrzej Hajda <a.hajda@samsung.com>
Thu, 4 Apr 2013 04:33:22 +0000 (13:33 +0900)
committerKukjin Kim <kgene.kim@samsung.com>
Thu, 4 Apr 2013 06:51:15 +0000 (15:51 +0900)
commit1554701528479c81240076b0c9251f4544be6319
treee28218d4f29e1907cf936153ccad677deb757fa9tree | snapshot
parent8e1ce8393eb7c27a8aa38da3d245187ec808ba88commit | diff
clk: exynos4: Add missing CMU_TOP and ISP clocks

The patch adds missing clocks to TOP and ISP clock domains.
It also adds clock gates for ISP sub-blocks.

Signed-off-by: Andrzej Hajda <a.hajda@samsung.com>
Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: Thomas Abraham <thomas.abraham@linaro.org>
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Documentation/devicetree/bindings/clock/exynos4-clock.txt diff | blob | history
drivers/clk/samsung/clk-exynos4.c diff | blob | history
John Crispins staging tree