projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 13a6073) | patch
clk: at91: fix div by zero in USB clock driver
authorBoris BREZILLON <boris.brezillon@free-electrons.com>
Tue, 2 Sep 2014 07:50:18 +0000 (09:50 +0200)
committerMike Turquette <mturquette@linaro.org>
Tue, 2 Sep 2014 22:37:26 +0000 (15:37 -0700)
commit16eeaec77922c1349e130a9541e83a023deaf11f
treeffbcb2e73a8582170af39d32893236756f5cba39tree | snapshot
parent13a6073d4c5db3103011eebe8c68b049323ced20commit | diff
clk: at91: fix div by zero in USB clock driver

Test rate value before calculating the div value to avoid div by zero.

Signed-off-by: Boris BREZILLON <boris.brezillon@free-electrons.com>
Reported-by: Gaël PORTAY <gael.portay@gmail.com>
Tested-by: Gaël PORTAY <gael.portay@gmail.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
drivers/clk/at91/clk-usb.c diff | blob | history
John Crispins staging tree