projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7ce36da) | patch
clk: renesas: r8a77965: Replace DU2 clock
authorJacopo Mondi <jacopo+renesas@jmondi.org>
Tue, 13 Mar 2018 15:18:20 +0000 (16:18 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 13 Mar 2018 16:10:45 +0000 (17:10 +0100)
commit1e04204eff99b520737315af882f7fb61a9443be
tree8728115f0c3ce7b15e5276e2a83d09c536577476tree | snapshot
parent7ce36da900c0a2ff4777d9ba51c4f1cb74205463commit | diff
clk: renesas: r8a77965: Replace DU2 clock

R-Car M3-N does not have the DU2 unit but it has DU3 instead.
Fix the module clock definition to reflect that.

Fixes: 7ce36da900c0a2ff ("clk: renesas: cpg-mssr: Add support for R-Car M3-N")
Reported-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Signed-off-by: Jacopo Mondi <jacopo+renesas@jmondi.org>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a77965-cpg-mssr.c diff | blob | history
John Crispins staging tree