projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ce397d2) | patch
clk: sunxi-ng: r40: Add minimal rate for video PLLs
authorJernej Skrabec <jernej.skrabec@siol.net>
Mon, 25 Jun 2018 12:02:41 +0000 (14:02 +0200)
committerMaxime Ripard <maxime.ripard@bootlin.com>
Wed, 27 Jun 2018 17:06:38 +0000 (19:06 +0200)
commit24a95f7578f517e78367d6fb61aba238497a046b
tree2b3bd8dd4262971ea9d3b40e7135d2f990d39095tree | snapshot
parentce397d215ccd07b8ae3f71db689aedb85d56ab40commit | diff
clk: sunxi-ng: r40: Add minimal rate for video PLLs

According to documentation and experience with other similar SoCs, video
PLLs don't work stable if their output frequency is set below 192 MHz.

Because of that, set minimal rate to both R40 video PLLs to 192 MHz.

Reviewed-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
drivers/clk/sunxi-ng/ccu-sun8i-r40.c diff | blob | history
John Crispins staging tree