projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f55532a) | patch
reset: hisilicon: add reset controller driver for hisilicon SOCs
authorJiancheng Xue <xuejiancheng@hisilicon.com>
Sat, 23 Apr 2016 07:40:28 +0000 (15:40 +0800)
committerStephen Boyd <sboyd@codeaurora.org>
Fri, 6 May 2016 18:13:29 +0000 (11:13 -0700)
commit25824d52caa8e614b695a7197a8edde19f5b02ad
tree5f183fec712cdf5802e858d4112483eaf98f6ec8tree | snapshot
parentf55532a0c0b8bb6148f4e07853b876ef73bc69cacommit | diff
reset: hisilicon: add reset controller driver for hisilicon SOCs

In most of hisilicon SOCs, reset controller and clock provider are
combined together as a block named CRG (Clock and Reset Generator).
This patch mainly implements the reset function.

Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>
Acked-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
drivers/clk/hisilicon/Kconfig diff | blob | history
drivers/clk/hisilicon/Makefile diff | blob | history
drivers/clk/hisilicon/reset.c [new file with mode: 0644] blob
drivers/clk/hisilicon/reset.h [new file with mode: 0644] blob
John Crispins staging tree