projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 07833d8) | patch
ASoC: rockchip-i2s: fix registers' property of rockchip i2s controller
authorJianqun <jay.xu@rock-chips.com>
Sat, 13 Sep 2014 00:42:12 +0000 (08:42 +0800)
committerMark Brown <broonie@kernel.org>
Sat, 13 Sep 2014 16:35:43 +0000 (09:35 -0700)
commit2f1e93f81cebfa99b668f27cdb14992ff23480a4
treefa92f4e18a3a6176fbe8c038c710554c63b1eafdtree | snapshot
parent07833d88314c496f8a136c6e4b4729c69e65b878commit | diff
ASoC: rockchip-i2s: fix registers' property of rockchip i2s controller

Reference rockchip I2S controller TRM, modify some registers' property
I2S_FIFOLR: read / write, but not volatile, not precious
I2S_INTSR: read / write
I2S_CLR: volatile, register value will be cleared by read

Test on RK3288 with max98090.

Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
sound/soc/rockchip/rockchip_i2s.c diff | blob | history
John Crispins staging tree