projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e0c0a2c) | patch
clk: renesas: r8a7790: Add rwdt clock
authorFabrizio Castro <fabrizio.castro@bp.renesas.com>
Mon, 12 Feb 2018 17:44:26 +0000 (17:44 +0000)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 20 Feb 2018 12:35:16 +0000 (13:35 +0100)
commit30c288bbf55c1356fd939b158a17c8e8612bdc11
treef6b4311b36ecd0b404f3ca139e903e8d6d882249tree | snapshot
parente0c0a2c4a2bc7c2959d19600ccd03eec4b27c4becommit | diff
clk: renesas: r8a7790: Add rwdt clock

Add "rwdt" clock to r8a7790_mod_clks. Also, since we may need to access
the watchdog registers at any time, declare the clock as critical.

Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Signed-off-by: Ramesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7790-cpg-mssr.c diff | blob | history
John Crispins staging tree