projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3391891) | patch
clk: renesas: rcar-gen3: Add Z2 clock divider support
authorTakeshi Kihara <takeshi.kihara.df@renesas.com>
Mon, 29 Jan 2018 18:01:50 +0000 (19:01 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 12 Feb 2018 14:10:18 +0000 (15:10 +0100)
commit41ceeb5fef7719474a17a5a6052cae5b6c9e37c0
tree88b9cac14b4b0c84b7d396354fca2240ef088d75tree | snapshot
parent3391891fa9c82fd14bcddec2f422299b57ce8091commit | diff
clk: renesas: rcar-gen3: Add Z2 clock divider support

This patch adds Z2 clock divider support for R-Car Gen3 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/rcar-gen3-cpg.c diff | blob | history
drivers/clk/renesas/rcar-gen3-cpg.h diff | blob | history
John Crispins staging tree