projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ba593e0) | patch
net: fec: change FEC alignment according to i.mx6 sx requirement
authorFugang Duan <B38611@freescale.com>
Fri, 12 Sep 2014 21:00:54 +0000 (05:00 +0800)
committerDavid S. Miller <davem@davemloft.net>
Sat, 13 Sep 2014 21:32:17 +0000 (17:32 -0400)
commit41ef84ce4c7231ecdf6f116f03635d2a184bc5ba
tree1e4c620e527cbf79a49848bb76f39477627f76e1tree | snapshot
parentba593e00e645a8522a97a14a90a176d53629976ecommit | diff
net: fec: change FEC alignment according to i.mx6 sx requirement

i.MX6 SX change FEC alignment requirement.
i.MX6 SX change internal bus from AHB to AXI.
It require RX buffer must be 64 bytes alignment.
And remove TX buffer alignment requirement.

Signed-off-by: Fugang Duan <B38611@freescale.com>
Signed-off-by: Frank Li <Frank.Li@freescale.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/freescale/fec.h diff | blob | history
drivers/net/ethernet/freescale/fec_main.c diff | blob | history
John Crispins staging tree