projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 15ebb05) | patch
clk: spear3xx: Set proper clock parent of uart1/2
authorThomas Gleixner <tglx@linutronix.de>
Thu, 19 Jun 2014 21:52:24 +0000 (21:52 +0000)
committerMike Turquette <mturquette@linaro.org>
Sun, 13 Jul 2014 14:12:11 +0000 (07:12 -0700)
commit449437778bd09b73a5e51554f7219706da08917f
treec76469a1b98dfad4458b8a7a13b102298a5980cctree | snapshot
parent15ebb05248d025534773c9ef64915bd888f04e4bcommit | diff
clk: spear3xx: Set proper clock parent of uart1/2

The uarts only work when the parent is ras_ahb_clk. The stale 3.5
based ST tree does this in the board file.

Add it to the clk init function. Not pretty, but the mess there is
amazing anyway.

Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
drivers/clk/spear/spear3xx_clock.c diff | blob | history
John Crispins staging tree