drm/tegra: hdmi: Registers are 32-bit
authorThierry Reding <treding@nvidia.com>
Mon, 8 Dec 2014 15:25:14 +0000 (16:25 +0100)
committerThierry Reding <treding@nvidia.com>
Tue, 27 Jan 2015 09:14:37 +0000 (10:14 +0100)
commit4ee8cee0c5d149939664b25d8fea63ad76493e30
treeccda1ff7b189afc970bce971a3e53651f2013281
parentfb35c6b60e6db1e8ae0d7d358b76f3f511bf2707
drm/tegra: hdmi: Registers are 32-bit

Use a sized unsigned 32-bit data type (u32) to store register contents.
The HDMI registers are 32 bits wide irrespective of the architecture's
data width.

Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/gpu/drm/tegra/hdmi.c