projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 65655d4) | patch
drm/i915: fix tiling on IGDNG
authorZhenyu Wang <zhenyuw@linux.intel.com>
Wed, 2 Sep 2009 02:57:52 +0000 (10:57 +0800)
committerEric Anholt <eric@anholt.net>
Fri, 4 Sep 2009 20:05:44 +0000 (13:05 -0700)
commit553bd149bb2de7848b2b84642876f27202421368
treee74d910f9937d61c3128526ad10a8f61ba2649fatree | snapshot
parent65655d4ab72456c4c3e503fead55fabf8211a79dcommit | diff
drm/i915: fix tiling on IGDNG

It seems that on IGDNG the same swizzling setup always applys.
And front buffer tiling needs to set address swizzle in display
arb control too.

Fix plane tricle feed setting in v1 which should be disable bit,
and always setup address swizzle to let hardware care for buffer
tiling in all cases.

Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
drivers/gpu/drm/i915/i915_gem_tiling.c diff | blob | history
drivers/gpu/drm/i915/i915_reg.h diff | blob | history
drivers/gpu/drm/i915/intel_display.c diff | blob | history
John Crispins staging tree