projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 360f864) | patch
drm/i915/gvt: Refine port select logic for CFL platform
authorfred gao <fred.gao@intel.com>
Wed, 9 Jan 2019 01:21:14 +0000 (09:21 +0800)
committerZhenyu Wang <zhenyuw@linux.intel.com>
Thu, 10 Jan 2019 03:38:04 +0000 (11:38 +0800)
commit5807bb4d8dd640685313ad67218b2fe0770d1d03
tree6ef7bf15c6aa9b29b3ddca2124510ef38b191e0ftree | snapshot
parent360f864e43aaf92f541838b181f21d82c624063acommit | diff
drm/i915/gvt: Refine port select logic for CFL platform

Refine the code since the port select definition for CFL is different
than SKL/BXT.

v2:
- replace PCH_CNP with IS_COFFEELAKE. (zhenyu)

Cc: Zhenyu Wang <zhenyuw@linux.intel.com>
Reviewed-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: fred gao <fred.gao@intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
drivers/gpu/drm/i915/gvt/edid.c diff | blob | history
John Crispins staging tree