projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bb00ff2) | patch
mtd: rawnand: marvell: Rename ->ecc_clk into ->core_clk
authorBoris Brezillon <boris.brezillon@bootlin.com>
Mon, 26 Mar 2018 09:53:01 +0000 (11:53 +0200)
committerBoris Brezillon <boris.brezillon@bootlin.com>
Thu, 29 Mar 2018 07:38:21 +0000 (09:38 +0200)
commit6b6de6543dd5040727afc56a69c7ba6698dd3090
tree212003e5d4442abf8800e5eafefc66e8d7b54d7ctree | snapshot
parentbb00ff2f4a746db95a44758d45bd3f715169ef6fcommit | diff
mtd: rawnand: marvell: Rename ->ecc_clk into ->core_clk

The core clock field was badly named ->ecc_clk which might lead to some
confusion. Rename it ->core_clk.

Signed-off-by: Boris Brezillon <boris.brezillon@bootlin.com>
Acked-by: Miquel Raynal <miquel.raynal@bootlin.com>
drivers/mtd/nand/raw/marvell_nand.c diff | blob | history
John Crispins staging tree