projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 02374bb) | patch
drm/amdgpu: Add CLK IP base offset
authorRex Zhu <rex.zhu@amd.com>
Thu, 5 Jul 2018 08:34:13 +0000 (16:34 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Tue, 10 Jul 2018 19:16:39 +0000 (14:16 -0500)
commit73b1917454b3639ac1926c869f51e0dc20a0d22f
treef17d07fe289e897ad5245eb6a80252841cb3803ctree | snapshot
parent02374bbd3bfa38cc6922fe56736716308c48f538commit | diff
drm/amdgpu: Add CLK IP base offset

so we can read/write the registers in CLK domain
through RREG32/WREG32_SOC15

Reviewed-by: Evan Quan <evan.quan@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/amdgpu/amdgpu.h diff | blob | history
drivers/gpu/drm/amd/amdgpu/vega10_reg_init.c diff | blob | history
John Crispins staging tree