projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c9eaa44) | patch
spi: sirf: correct TXFIFO empty interrupt status bit
authorQipan Li <Qipan.Li@csr.com>
Mon, 14 Apr 2014 06:29:57 +0000 (14:29 +0800)
committerMark Brown <broonie@linaro.org>
Mon, 14 Apr 2014 20:01:50 +0000 (21:01 +0100)
commit818e91625aa17161cd6b39a4d08b77c984f0f485
tree1b3d7352466b01abdc09c7581ddcec19507237cetree | snapshot
parentc9eaa447e77efe77b7fa4c953bd62de8297fd6c5commit | diff
spi: sirf: correct TXFIFO empty interrupt status bit

the old code uses wrong marco - SIRFSOC_SPI_FIFO_FULL is not for
FIFO interrupt status, it is for FIFO status. here in the ISR,
SIRFSOC_SPI_TXFIFO_EMPTY is the right bit for SPI TXFIFO interrupt
status.

Signed-off-by: Qipan Li <Qipan.Li@csr.com>
Signed-off-by: Barry Song <Baohua.Song@csr.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
drivers/spi/spi-sirf.c diff | blob | history
John Crispins staging tree