projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 02dfd9d) | patch
drm/msm/mdp5: Update headers (add CTL flush bits)
authorStephane Viau <sviau@codeaurora.org>
Tue, 24 Mar 2015 13:30:01 +0000 (09:30 -0400)
committerRob Clark <robdclark@gmail.com>
Wed, 1 Apr 2015 23:29:36 +0000 (19:29 -0400)
commit87ed66c41441589b9718331410ceea7aeb8a740b
treed180f2ca49633855accf5470107a722fb6b5c792tree | snapshot
parent02dfd9d2ba2b86068a23fb1ff8b9b633a61e732ecommit | diff
drm/msm/mdp5: Update headers (add CTL flush bits)

Some upcoming targets have more bits to set in CTL_FLUSH
registers.

Example: msm8x16 needs to set TIMING1 bit so that some of the
INTF1's interface registers get flushed.

Signed-off-by: Stephane Viau <sviau@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@gmail.com>
drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h diff | blob | history
John Crispins staging tree