projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dc0cf1a) | patch
ARM: dts: Set i2c7 clock at 400kHz for exynos based Peach boards
authorJavier Martinez Canillas <javier.martinez@collabora.co.uk>
Sat, 13 Sep 2014 15:47:22 +0000 (00:47 +0900)
committerKukjin Kim <kgene.kim@samsung.com>
Sat, 13 Sep 2014 15:47:22 +0000 (00:47 +0900)
commit8be6a6d04ceae15de160ca4cbc0915baaee801e4
treeea6b6ea245b378d977f59f7677bf0ce168522be8tree | snapshot
parentdc0cf1a3ecd53c55aecd7182bce15843ca29c895commit | diff
ARM: dts: Set i2c7 clock at 400kHz for exynos based Peach boards

The downstream ChromeOS 3.8 kernel sets the clock frequency
for the I2C bus 7 at 400kHz. Do the same change in mainline.

Suggested-by: Doug Anderson <dianders@chromium.org>
Signed-off-by: Javier Martinez Canillas <javier.martinez@collabora.co.uk>
Reviewed-by: Doug Anderson <dianders@chromium.org>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
arch/arm/boot/dts/exynos5420-peach-pit.dts diff | blob | history
arch/arm/boot/dts/exynos5800-peach-pi.dts diff | blob | history
John Crispins staging tree