projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 403fe77) | patch
ARM: dts: r7s72100: fix ethernet clock parent
authorChris Brandt <chris.brandt@renesas.com>
Thu, 30 Mar 2017 21:16:09 +0000 (14:16 -0700)
committerSimon Horman <horms+renesas@verge.net.au>
Mon, 3 Apr 2017 10:16:35 +0000 (06:16 -0400)
commit91a7c50cb4fabfba218549dfa84356069918bfbf
tree4c6689c8c771aaf86cd6a4317f55d51e4324fc72tree | snapshot
parent403fe77e22eb72c962c3889efc9d4fa62e454737commit | diff
ARM: dts: r7s72100: fix ethernet clock parent

Technically, the Ethernet block is run off the 133MHz Bus (B) clock, not
the 33MHz Peripheral 0 (P0) clock.

Fixes: 969244f9c720 ("ARM: dts: r7s72100: add ethernet clock to device tree")
Signed-off-by: Chris Brandt <chris.brandt@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r7s72100.dtsi diff | blob | history
John Crispins staging tree