projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4376235) | patch
ASoC: Intel: Skylake: Configure DSP clock source
authorPradeep Tewani <pradeep.d.tewani@intel.com>
Wed, 6 Dec 2017 11:04:03 +0000 (16:34 +0530)
committerMark Brown <broonie@kernel.org>
Wed, 6 Dec 2017 17:44:59 +0000 (17:44 +0000)
commit9452314d92d600e8702533b10f10ec440aad5db9
tree434231c0629e8049e024ba9e57bc3559f1f4e9b0tree | snapshot
parent437623554e89f388648a31c35e1e5e4c7cb09004commit | diff
ASoC: Intel: Skylake: Configure DSP clock source

DSP clock source is configured by sending the A-State table to the FW.
Add the large config set IPC to configure the desired clock source

Signed-off-by: Pradeep Tewani <pradeep.d.tewani@intel.com>
Signed-off-by: Guneshwor Singh <guneshwor.o.singh@intel.com>
Acked-By: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
sound/soc/intel/skylake/skl-messages.c diff | blob | history
sound/soc/intel/skylake/skl-pcm.c diff | blob | history
sound/soc/intel/skylake/skl-sst-dsp.h diff | blob | history
John Crispins staging tree