projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 42fde7a) | patch
x86: mtrr_cleanup: first 1M may be covered in var mtrrs
authorYinghai Lu <yhlu.kernel@gmail.com>
Sat, 4 Oct 2008 21:50:32 +0000 (14:50 -0700)
committerH. Peter Anvin <hpa@zytor.com>
Sun, 5 Oct 2008 03:09:14 +0000 (20:09 -0700)
commit99e1aa17ce434010dd820b583628370cc15f10f3
treef856dd2dd02d6986f590eb47b2fe3cf814807b57tree | snapshot
parent42fde7a05c5d6dc76e518ae12091ea897b1c132bcommit | diff
x86: mtrr_cleanup: first 1M may be covered in var mtrrs

The first 1M is don't care when it comes to the variables MTRRs.
Cover it as WB as a heuristic approximation; this is generally what we
want to minimize the number of registers.

Signed-off-by: Yinghai Lu <yhlu.kernel@gmail.com>
Signed-off-by: H. Peter Anvin <hpa@zytor.com>
arch/x86/kernel/cpu/mtrr/main.c diff | blob | history
John Crispins staging tree