projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5d6a216) | patch
ARM: dts: r8a7792: Remove unit-address and reg from integrated cache
authorGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 6 Mar 2017 16:40:41 +0000 (17:40 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Tue, 7 Mar 2017 06:45:12 +0000 (07:45 +0100)
commita0504f0880c11da301dc2b5a5135bd02376e367e
treea00ac8116bf946bf5b2f5bd9200d2e1cc58c45b7tree | snapshot
parent5d6a2165abd4635ecf5ece3d02fe8677f00d32c5commit | diff
ARM: dts: r8a7792: Remove unit-address and reg from integrated cache

The Cortex-A15 cache controller is an integrated controller, and thus
the device node representing it should not have a unit-addresses or reg
property.

Fixes: 7c4163aae3d8e5b9 ("ARM: dts: r8a7792: initial SoC device tree")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7792.dtsi diff | blob | history
John Crispins staging tree