projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 37523dc) | patch
ARM: imx: clk-imx6q: AXI clock select index is incorrect
authorAnson Huang <b20788@freescale.com>
Fri, 31 May 2013 21:01:54 +0000 (17:01 -0400)
committerShawn Guo <shawn.guo@linaro.org>
Mon, 3 Jun 2013 05:47:12 +0000 (13:47 +0800)
commita08b9bc586a7810cdebbc316d5cbaed56a2a04a9
tree4acb676c9a07b153f3f202cd7f1d782273b5ee86tree | snapshot
parent37523dc5ec2fead0eb5235fd9334f0419013a1f2commit | diff
ARM: imx: clk-imx6q: AXI clock select index is incorrect

The AXI clock mux should be as below:

00: periph;
01: pll2_pfd2_396m;
10: periph;
11: pll3_pfd1_540m;

Signed-off-by: Anson Huang <b20788@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
arch/arm/mach-imx/clk-imx6q.c diff | blob | history
John Crispins staging tree