projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c736cbd) | patch
ASoC: AMD: Change MCLK to 48Mhz
authorAkshu Agrawal <akshu.agrawal@amd.com>
Tue, 21 Aug 2018 06:59:43 +0000 (12:29 +0530)
committerMark Brown <broonie@kernel.org>
Tue, 28 Aug 2018 19:51:25 +0000 (20:51 +0100)
commita1b1e9880f0c2754a5ac416a546d9f295f72eabc
treeddf787d35c99af676873000b3facfa3b4626aa45tree | snapshot
parentc736cbd3a668c3befd3ce08e0fbccac302fbecaccommit | diff
ASoC: AMD: Change MCLK to 48Mhz

25Mhz MCLK which was earlier used was of spread type.
Thus, we were not getting accurate rate. The 48Mhz system
clk is of non-spread type and we are changing to it to get
accurate rate.

Signed-off-by: Akshu Agrawal <akshu.agrawal@amd.com>
Reviewed-by: Daniel Kurtz <djkurtz@chromium.org>
Signed-off-by: Mark Brown <broonie@kernel.org>
sound/soc/amd/acp-da7219-max98357a.c diff | blob | history
John Crispins staging tree