projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c825dda) | patch
ARM: 7127/1: hw_breakpoint: skip v7-specific reset on v6 cores
authorWill Deacon <will.deacon@arm.com>
Fri, 7 Oct 2011 14:57:55 +0000 (15:57 +0100)
committerRussell King <rmk+kernel@arm.linux.org.uk>
Sat, 8 Oct 2011 09:05:34 +0000 (10:05 +0100)
commita26bce1220a4c5a7a074a779e6aad3cae63a94f7
treeb57a67eab4799e63e7fc699acd7682b8148ebbb8tree | snapshot
parentc825dda905bac330c2da7fabdf5c0ac28758b3cdcommit | diff
ARM: 7127/1: hw_breakpoint: skip v7-specific reset on v6 cores

ARMv6 cores do not implement the DBGOSLAR register, so we don't need to
try and clear it on boot. Furthermore, the VCR is zeroed out of reset,
so we don't need to zero it explicitly when a CPU comes online.

Tested-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
arch/arm/kernel/hw_breakpoint.c diff | blob | history
John Crispins staging tree