projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 243229b) | patch
clk: rockchip: fix clk_i2sout parent selection bits on rk3399
authorAlberto Panizzo <alberto@amarulasolutions.com>
Fri, 6 Jul 2018 13:18:51 +0000 (15:18 +0200)
committerHeiko Stuebner <heiko@sntech.de>
Sat, 7 Jul 2018 22:19:19 +0000 (00:19 +0200)
commita64ad008980c65d38e6cf6858429c78e6b740c41
tree2a01e321c68fceb9992be82b9efb1bf767d84c99tree | snapshot
parent243229b11121fbc90d9ee875292dfc75ecf53040commit | diff
clk: rockchip: fix clk_i2sout parent selection bits on rk3399

Register, shift and mask were wrong according to datasheet.

Fixes: 115510053e5e ("clk: rockchip: add clock controller for the RK3399")
Cc: stable@vger.kernel.org
Signed-off-by: Alberto Panizzo <alberto@amarulasolutions.com>
Signed-off-by: Anthony Brandon <anthony@amarulasolutions.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
drivers/clk/rockchip/clk-rk3399.c diff | blob | history
John Crispins staging tree