projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 30fec82) | patch
arm64: dts: hi3660: add L2 cache topology
authorLeo Yan <leo.yan@linaro.org>
Mon, 14 Aug 2017 09:50:41 +0000 (17:50 +0800)
committerWei Xu <xuwei5@hisilicon.com>
Wed, 16 Aug 2017 08:32:06 +0000 (09:32 +0100)
commita6d083441cd3a5ad1645593c00c37e73b536bd74
tree2b8e52e733e9f4e015fc278934941883bdbc2ad5tree | snapshot
parent30fec8268cc1d6501815f4fff44ec9fe412933b0commit | diff
arm64: dts: hi3660: add L2 cache topology

This patch adds the L2 cache topology on 96boards Hikey960.

Signed-off-by: Leo Yan <leo.yan@linaro.org>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
arch/arm64/boot/dts/hisilicon/hi3660.dtsi diff | blob | history
John Crispins staging tree