projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7928b2c) | patch
clk: uniphier: add Pro4/Pro5/PXs2 audio system clock
authorKatsuhiro Suzuki <suzuki.katsuhiro@socionext.com>
Thu, 8 Mar 2018 08:23:32 +0000 (17:23 +0900)
committerStephen Boyd <sboyd@kernel.org>
Mon, 19 Mar 2018 20:42:49 +0000 (13:42 -0700)
commitafeb079bc8d8331a18c5371519279682f563f4bf
tree6b17fb6387f2cc56725471d833dcbaefa867bb6ftree | snapshot
parent7928b2cbe55b2a410a0f5c1f154610059c57b1b2commit | diff
clk: uniphier: add Pro4/Pro5/PXs2 audio system clock

Add clock for audio subsystem (AIO) on UniPhier
Pro4/Pro5/PXs2 SoCs.

Signed-off-by: Katsuhiro Suzuki <suzuki.katsuhiro@socionext.com>
Acked-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
drivers/clk/uniphier/clk-uniphier-sys.c diff | blob | history
John Crispins staging tree