projects / openwrt / openwrt.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 64ad16e) | patch
airoha: an7581: correctly attach the USB2 PHY for 3rd PCIe line
authorChristian Marangi <ansuelsmth@gmail.com>
Tue, 28 Oct 2025 12:17:38 +0000 (13:17 +0100)
committerChristian Marangi <ansuelsmth@gmail.com>
Mon, 10 Nov 2025 17:20:44 +0000 (18:20 +0100)
commitb5a66740c28af721cfbea7eb6edfc275cfec1107
tree82b9c5f9f3733206d07cf6ae0eaefb8143a78bcdtree | snapshot
parent64ad16e3ed0fb6a966ca0e428b06e493e95bbbbecommit | diff
airoha: an7581: correctly attach the USB2 PHY for 3rd PCIe line

The 3rd PCIe line use the USB2 serdes for PCIe operation. Correctly set
it to the DT node so that the mode can be correctly set in the PHY
driver.

Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
(cherry picked from commit 3ba92e0e3268c07859859968368602d2dc758148)
target/linux/airoha/dts/an7581.dtsi diff | blob | history
OpenWrt Source Repository