projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: aec247d) | patch
ARM: clk-imx6q: refine clock tree for SSI
authorShengjiu Wang <shengjiu.wang@freescale.com>
Thu, 4 Sep 2014 09:48:59 +0000 (17:48 +0800)
committerShawn Guo <shawn.guo@freescale.com>
Tue, 16 Sep 2014 02:06:47 +0000 (10:06 +0800)
commitbd404b1d337b960c44b75fcb01e3170f1d41ae80
tree5bcf194ed4acb78794a71e79f250fdbe356961f7tree | snapshot
parentaec247d4ac578693ee75ac2bf10eac1c29299c45commit | diff
ARM: clk-imx6q: refine clock tree for SSI

Each SSI has "ssi", "ssi_ipg" clocks, and they share same gate bits.

Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
arch/arm/mach-imx/clk-imx6q.c diff | blob | history
John Crispins staging tree