projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e20119f) | patch
arm64: dts: renesas: r8a774c0: Fix SCIF5 DMA channels
authorGeert Uytterhoeven <geert+renesas@glider.be>
Thu, 21 Feb 2019 14:04:28 +0000 (15:04 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Mon, 25 Feb 2019 09:37:55 +0000 (10:37 +0100)
commitc21cd4ae82e169b394139243684aaacf31bfcdf8
tree7877fa44db2abb462f67a6c5a955c7d0cc3a909atree | snapshot
parente20119f7eaaaf6aad5b44f35155ce500429e17f6commit | diff
arm64: dts: renesas: r8a774c0: Fix SCIF5 DMA channels

Correct the DMA channels for SCIF5 from 16..47 to 0..15, as was done for
R-Car E3.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Fixes: 2660a6af690ebbb4 ("arm64: dts: renesas: r8a774c0: Add SCIF and HSCIF nodes")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm64/boot/dts/renesas/r8a774c0.dtsi diff | blob | history
John Crispins staging tree