projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5ada6be) | patch
clk: renesas: r8a7794: Add rwdt clock
authorFabrizio Castro <fabrizio.castro@bp.renesas.com>
Mon, 12 Feb 2018 17:44:28 +0000 (17:44 +0000)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 20 Feb 2018 12:35:23 +0000 (13:35 +0100)
commitc43d8630fe1a6bb09e005d38793346d989aa4dad
tree6387bdd5b5ec9b75d9d09bb2dd0a14e888db88d9tree | snapshot
parent5ada6bee8c966bf7bdc23512d1571adaeea22f0bcommit | diff
clk: renesas: r8a7794: Add rwdt clock

Add "rwdt" clock to r8a7794_mod_clks. Also, since we may need to access
the watchdog registers at any time, declare the clock as critical.

Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Signed-off-by: Ramesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7794-cpg-mssr.c diff | blob | history
John Crispins staging tree