projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 72f2a6b) | patch
clk: renesas: r8a7796: Add Z2 clock
authorTakeshi Kihara <takeshi.kihara.df@renesas.com>
Mon, 29 Jan 2018 18:01:54 +0000 (19:01 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 12 Feb 2018 14:10:18 +0000 (15:10 +0100)
commitc50378efa9aa16acfe16d7313d29a874c2c86e5e
treef6796529c292d7727f2d947a5b7128e2cafa5f61tree | snapshot
parent72f2a6b31544da1978ab9fb032d0e17ded4af4a7commit | diff
clk: renesas: r8a7796: Add Z2 clock

This patch adds Z2 clock for R8A7796 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7796-cpg-mssr.c diff | blob | history
John Crispins staging tree