projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5aecc3c) | patch
dt-bindings: mediatek: Add MT8173 CPU DVFS clock bindings
authorPi-Cheng Chen <pi-cheng.chen@linaro.org>
Mon, 17 Aug 2015 09:24:23 +0000 (17:24 +0800)
committerRafael J. Wysocki <rafael.j.wysocki@intel.com>
Tue, 1 Sep 2015 13:50:11 +0000 (15:50 +0200)
commitc9c96ae2c57d91ea2b73ef447fdd44c760a96d97
tree94daa4a87a20e87aac5513754821ec4cb94317d5tree | snapshot
parent5aecc3c8a24a7c2db29ec4a927bbb08befcb508ecommit | diff
dt-bindings: mediatek: Add MT8173 CPU DVFS clock bindings

This patch adds the clock and regulator consumer properties part of
document for CPU DVFS clocks on Mediatek MT8173 SoC.

Signed-off-by: Pi-Cheng Chen <pi-cheng.chen@linaro.org>
Acked-by: Michael Turquette <mturquette@baylibre.com>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Documentation/devicetree/bindings/clock/mt8173-cpu-dvfs.txt [new file with mode: 0644] blob
John Crispins staging tree