projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ccd4770) | patch
powerpc/64s: system reset interrupt preserve HSRRs
authorNicholas Piggin <npiggin@gmail.com>
Tue, 26 Feb 2019 08:51:08 +0000 (18:51 +1000)
committerMichael Ellerman <mpe@ellerman.id.au>
Tue, 26 Feb 2019 12:28:25 +0000 (23:28 +1100)
commitcbf2ba952a70399c972f2a2126a4ac6f79437f37
tree9eeb7c98b7915885032123073fc6bf5f4046b766tree | snapshot
parentccd477028a202993b9ddca5d2404fdaca3b7a55ccommit | diff
powerpc/64s: system reset interrupt preserve HSRRs

Code that uses HSRR registers is not required to clear MSR[RI] by
convention, however the system reset NMI itself may use HSRR
registers (e.g., to call OPAL) and clobber them.

Rather than introduce the requirement to clear RI in order to use
HSRRs, have system reset interrupt save and restore HSRRs.

Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
arch/powerpc/kernel/traps.c diff | blob | history
John Crispins staging tree