projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 91a7c50) | patch
ARM: dts: r8a7790: Correct parent of SSI[0-9] clocks
authorGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 3 Apr 2017 09:45:41 +0000 (11:45 +0200)
committerSimon Horman <horms+renesas@verge.net.au>
Mon, 3 Apr 2017 10:32:33 +0000 (06:32 -0400)
commitd13d4e063d4a08eb1686e890e9183dde709871bf
tree92d0e0dde6aa244d27f9387efd34a61a457c87bdtree | snapshot
parent91a7c50cb4fabfba218549dfa84356069918bfbfcommit | diff
ARM: dts: r8a7790: Correct parent of SSI[0-9] clocks

The SSI-ALL gate clock is located in between the P clock and the
individual SSI[0-9] clocks, hence the former should be listed as their
parent.

Fixes: bcde372254386872 ("ARM: shmobile: r8a7790: add MSTP10 support on DTSI")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7790.dtsi diff | blob | history
John Crispins staging tree