projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 353e501) | patch
ath9k_hw: Fix incorrect baseband PLL phase shift for AR9485
authorSenthil Balasubramanian <senthilkumar@atheros.com>
Fri, 22 Apr 2011 06:02:09 +0000 (11:32 +0530)
committerJohn W. Linville <linville@tuxdriver.com>
Mon, 25 Apr 2011 18:50:17 +0000 (14:50 -0400)
commitd1c038d620c45fbbc65bcadf813a86bca686dd31
tree7041ac78c80e58f43fb507c209608d8a3bab7756tree | snapshot
parent353e5019e048562dc8f434c6237d41ef5e758922commit | diff
ath9k_hw: Fix incorrect baseband PLL phase shift for AR9485

we should program the AR9485 baseband PLL phase shift to 6 and
a redundant setting overwrites the correct value. Remove the
incorrect and unwnated register setting.

Signed-off-by: Senthil Balasubramanian <senthilkumar@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
drivers/net/wireless/ath/ath9k/hw.c diff | blob | history
John Crispins staging tree