projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: abfbd89) | patch
xtensa: xtfpga: fix ethernet controller endianness
authorMax Filippov <jcmvbkbc@gmail.com>
Tue, 25 Aug 2015 06:04:12 +0000 (09:04 +0300)
committerChris Zankel <chris@zankel.net>
Fri, 11 Mar 2016 08:53:31 +0000 (08:53 +0000)
commitd99434e1760b94e08512821b5a05992398c1aa9e
treee2f871abcee6bf67825251a124fb8da5a813fd31tree | snapshot
parentabfbd89595e91d5108f807e10bbd2152bc55f36bcommit | diff
xtensa: xtfpga: fix ethernet controller endianness

Ethernet controller is attached to XTFPGA boards as native endian device,
mark it as such in DTS and pass correct endianness in platform data.
This makes network functional on big-endian CPUs.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
arch/xtensa/boot/dts/xtfpga.dtsi diff | blob | history
arch/xtensa/platforms/xtfpga/setup.c diff | blob | history
John Crispins staging tree