projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dc4805c) | patch
ARM: clk-imx6sl: refine clock tree for SSI
authorShengjiu Wang <shengjiu.wang@freescale.com>
Tue, 9 Sep 2014 09:13:25 +0000 (17:13 +0800)
committerShawn Guo <shawn.guo@freescale.com>
Tue, 16 Sep 2014 02:09:39 +0000 (10:09 +0800)
commitdbaf381ffbf3acd4ac9a987f567a2b1a5edf6e62
tree7ef673b04004f91218d0532bc7768831a6769db2tree | snapshot
parentdc4805c2e78ba5a22ea1632f3e3e4ee601a1743bcommit | diff
ARM: clk-imx6sl: refine clock tree for SSI

Each SSI has "ssi", "ssi_ipg" clocks, and they share same gate bits.

Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
arch/arm/mach-imx/clk-imx6sl.c diff | blob | history
include/dt-bindings/clock/imx6sl-clock.h diff | blob | history
John Crispins staging tree