projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 32aa633) | patch
sc16is7xx: fix FIFO address of secondary UART
authorBo Svangård <bo.svangard@embeddedart.se>
Sat, 13 Jun 2015 11:40:20 +0000 (13:40 +0200)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Thu, 23 Jul 2015 22:32:32 +0000 (15:32 -0700)
commitdec273ecc1169ade46999bb0feca3814915f5c11
tree4eebd1236e7d7ea4e9d836c1e14851793f883943tree | snapshot
parent32aa6339d9c5156de5d881b103e0e360934d6a74commit | diff
sc16is7xx: fix FIFO address of secondary UART

Calls to regmap_raw_read/write needed register rewrite in a
similar way as function calls to regmap_read/write already had.
This enables reading/writing the serial datastream to the device.

Signed-off-by: Bo Svangård <bo.svangard@embeddedart.se>
Signed-off-by: Jakub Kicinski <kubakici@wp.pl>
Signed-off-by: Jon Ringle <jringle@gridpoint.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
drivers/tty/serial/sc16is7xx.c diff | blob | history
John Crispins staging tree