projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9879d45) | patch
ARM: dts: keystone-clocks: Add missing unit name to clock nodes that have regs
authorNishanth Menon <nm@ti.com>
Fri, 15 Dec 2017 07:15:49 +0000 (01:15 -0600)
committerSantosh Shilimkar <santosh.shilimkar@oracle.com>
Sat, 16 Dec 2017 22:36:57 +0000 (14:36 -0800)
commitdf803639ee4fc83be8e6a4646279e34955eed285
tree3e60c6d506ab0c11a14b18ed7f620067f6adfe3ctree | snapshot
parent9879d45ad9c0ef33eb50625ae6c008ca23a4653acommit | diff
ARM: dts: keystone-clocks: Add missing unit name to clock nodes that have regs

Add the control register as the base for the clock nodes which are
missing them. This squashes some 78 warnings of the effect when built
with W=1.

Reported-by: Rob Herring <robh@kernel.org>
Signed-off-by: Nishanth Menon <nm@ti.com>
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@oracle.com>
arch/arm/boot/dts/keystone-clocks.dtsi diff | blob | history
John Crispins staging tree