projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 039738b) | patch
clk: renesas: r8a7745: Add rwdt clock
authorFabrizio Castro <fabrizio.castro@bp.renesas.com>
Mon, 12 Feb 2018 17:44:25 +0000 (17:44 +0000)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 20 Feb 2018 12:35:13 +0000 (13:35 +0100)
commite0c0a2c4a2bc7c2959d19600ccd03eec4b27c4be
treec2751e4c50dadd40600b4158b7655f26936caa70tree | snapshot
parent039738bf986a516a01e96a4874c172dfe7e66892commit | diff
clk: renesas: r8a7745: Add rwdt clock

Add "rwdt" clock to r8a7745_mod_clks. Also, since we may need to access
the watchdog registers at any time, declare the clock as critical.

Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Signed-off-by: Ramesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7745-cpg-mssr.c diff | blob | history
John Crispins staging tree