projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ae8509b) | patch
myri10ge: more Intel chipsets providing aligned PCIe completions
authorBrice Goglin <brice@myri.com>
Tue, 10 Apr 2007 19:21:39 +0000 (21:21 +0200)
committerJeff Garzik <jeff@garzik.org>
Wed, 11 Apr 2007 15:54:44 +0000 (11:54 -0400)
commitf19baaeaadf9d77bcc6c122500c70b27c5bbc7a4
tree24c927e32a7d9c33098ac84aa9718917835d9e35tree | snapshot
parentae8509b1876e6e1074edc9846296e80983e30502commit | diff
myri10ge: more Intel chipsets providing aligned PCIe completions

Add the Intel 5000 southbridge (aka Intel 6310/6311/6321ESB) PCIe ports
and the Intel E30x0 chipsets to the whitelist of aligned PCIe completion.

Signed-off-by: Brice Goglin <brice@myri.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
drivers/net/myri10ge/myri10ge.c diff | blob | history
John Crispins staging tree