projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3b8f5ab) | patch
drm/amdgpu/vcn: add sw clock gating
authorHuang Rui <ray.huang@amd.com>
Thu, 20 Apr 2017 01:42:41 +0000 (09:42 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Wed, 24 May 2017 21:41:47 +0000 (17:41 -0400)
commitfb4d56fa37240149a29041430a2d0e579e0c9a2e
tree7cae64f43282bf577969570323a3d57b8a08782ftree | snapshot
parent3b8f5ab331079595bc6e397a3d30dd1f2a306ab1commit | diff
drm/amdgpu/vcn: add sw clock gating

Add sw controlled clockgating for VCN.

Signed-off-by: Huang Rui <ray.huang@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c diff | blob | history
John Crispins staging tree